A field effect transistor (FET) has been fabricated that employs n-type SrTiO 3−δ as the source and drain, p-type Si as the semiconducting channel and SiO 2 as the gate insulator. A typical drain-source current-voltage characteristic is observed. The transconductance is 4 × 10 −6 A V −1 at a drain-source voltage of 1 V. The ON/OFF ratios are 74 and 35 at gate voltages of 6 V and 12 V under a drain-source voltage of 0.8 V, respectively. The field effect mobility at room temperature is 47 cm 2 V −1 s −1 at a gate voltage of 1 V. The results demonstrate that it is possible to realize functional FETs based on the structure with perovskite oxide thin films and a conventional Si semiconductor.
Introduction
Considerable attention has been paid to the fabrication of artificially designed structures to verify a new device. Some research works have been devoted recently to exploring functional properties and a new device based on perovskite oxides due to their rich variety of functions such as dielectric [1, 2] , ferroelectric [3, 4] , ferromagnetic [5, 6] , pyroelectric [7] and nonlinear optical properties [8] . We reported an unusual positive magnetoresistance [9] , ultrafast photoelectric effects and a Dember effect [10] , and the resistance switching characteristic [11] , in the p-n heterostructures of perovskite oxides. The field effect transistor (FET) is a most fundamental part of an apparatus for electronic devices [12] ; nevertheless, only very limited FETs based on the structures with all perovskite oxides have been reported [13] [14] [15] [16] and no FET of perovskite oxides integrated on top of the Si substrate has been reported so far. In this paper, we report a metal-insulator-semiconductor FET in which SrTiO 3−δ (STO) was taken as the source and the drain, Si as the semiconducting channel and SiO 2 as the insulating gate (STO-Si FET). A typical drain-source current-voltage (I DS −V DS ) characteristic from the STO-Si FET has been observed. One notable feature in this work is that we managed to combine perovskite oxides with a conventional Si semiconductor. The present results show that it is possible to realize the functional FETs based on perovskite oxide thin films on a conventional Si semiconductor.
The other feature is that we chose SrTiO 3−δ (STO) as the source and the drain. SrTiO 3 is a prototype of the ABO 3 perovskite family, and it can be more easily epitaxially grown on Si than other perovskite oxides. Once the prototype device exhibits a typical FET performance, it is possible to explore multifunctional devices in further research works by replacing SrTiO 3 with other multifunctional perovskite oxides; for this purpose, we chose SrTiO 3−δ as the source and drain. Although STO is considered as a high dielectric material, it can still be a good n-type semiconductor or even metal with oxygen deficiency [17, 18] . Furthermore, applying the principle of FET to the perovskite materials provides an attractive prospect, and the investigation on such a device should be very helpful for understanding the electronic states of heterointerfaces of oxides and semiconductors [12, 15] .
Experimental procedure
A Si (1 0 0) substrate was carefully cleaned sequentially using alcohol, acetone and de-ionized water. Then the substrate was dipped into the HF (4%) solution for 30-40 s to remove the amorphous SiO 2 layer from the silicon surface, leaving a hydrogen-terminated surface. Then a STO layer with a thickness of 15 nm was epitaxially grown on p-type Si (1 0 0) wafers with a resistivity of 12.95 cm under an oxygen pressure of 2 × 10 −4 Pa by the laser molecular beam epitaxy technique. The details for growing STO thin films were mentioned in our previous report [20] . We have epitaxially grown STO thin films on Si substrates and observed good rectifying current-voltage characteristics in the STO/Si p-n junction. The STO/Si sample used in this work is the same as that in [20] . The Hall coefficient measurement confirmed that the resistivity and carrier concentration of the STO film are 1.8 × 10 −2 cm and 4.83 × 10 19 cm −3 , respectively. Because the annealing process can introduce oxygen vacancies into perovskite oxides [19] , the sample was annealed at a high temperature in vacuum for hours to make it with more oxygen deficiencies. Then the STO layer on the Si substrate was notched to form a groove. Thus, it was divided into two regions as the source and the drain. Subsequently, an amorphous SiO 2 layer with a thickness of 300 nm was deposited on the sample by PECVD as the gate insulator. After growing the SiO 2 layer, the electrode contacts of the source and drain were formed by etching the SiO 2 insulator onto the STO layer. Finally, the indium electrodes were painted on the source, drain and the top of the gate insulator SiO 2 , respectively. Indium paint covers the whole channel region acting as a gate electrode. A typical device of the STO-Si FET is 1 mm × 2.5 mm. The channel length L of the device was ∼14 µm and the width W = 1 mm. A schematic diagram of an STO-Si FET is shown in figure 1. Figure 2 shows the drain-source I DS − V DS curves of the STO-Si FET for various gate voltages (V GS ) measured at room temperature. It can be seen from figure 2 that there was almost no current flowing from the source to the drain when V GS = 0 V. The drain-source current I DS is enhanced under positive gate voltages V GS . This phenomenon is a typical n-channel enhancement-mode FET behaviour. At small V DS , the I DS − V DS curves are linear, with a slope proportional to V GS . When V DS increases and, respectively, approaches 0.3 V at V GS = 2 V, 0.4 V at V GS = 4 V, 0.5 V at V GS = 6 V, 0.6 V at V GS = 8 V, 0.7 V at V GS = 10 V and 0.8 V at V GS = 12 V, a distinct saturation of I DS (pinch-off) can be observed. Similar to the conventional Si semiconductor FETs, the enhancement of I DS is due to the accumulation of negative carriers at the interface between the SiO 2 insulator and the Si substrate under the positive gate voltage V GS . The saturation of I DS indicates that, at a higher V DS , the density of carriers induced near the drain electrode gets reduced to zero. Although the undepleted length of the channel filled with free carriers becomes shorter, its resistance does not change because of the contingent lower carrier density. The carriers in the depleted region of the channel are all swept into the drain by the longitudinal drainsource electric field. Therefore, the I DS − V DS curves become flat. With V GS = 0 V, the whole channel was depleted; the channel resistance was so large that the source and the drain were isolated. Figure 3 presents the transfer characteristic of the STO-Si FET device at V DS = 1 V. It can be seen that I DS increases almost linearly with V GS . Using the general definition of the transconductance g:
Results and discussion
we obtained g = 4 × 10 −6 A V −1 at V DS = 1 V. It can be expected that the transconductance can be further improved by optimizing the fabrication process and by increasing the carrier mobility µ of the channel.
As one of the most important parameters of the FET devices, the ratio of I DS at a given V GS to that for a zero gate bias was defined as the ON/OFF ratio. From figure 2, we can get the ON/OFF ratios of 74 and 35 with V GS being 6 V and 12 V at V DS = 0.8 V, respectively.
When the channel region is in the pinch-off state, i.e. the drain-source current I DS in the channel is saturated, the field effect mobility µ sat can be well defined as
where C i measured to be 0.5 nF cm −2 is the capacitance per unit area of the SiO 2 gate insulator. Figure 4 shows the V GS dependence of the saturation mobility µ sat obtained from figure 3 by using equation (2) . It can be found that the mobility µ sat decreases with the increase in V GS . The carrier saturation mobility µ sat reaches 47 cm 2 V −1 s −1 at V GS = 1 V and 22 cm 2 V −1 s −1 at V GS = 2 V, then it decreases slowly from 13 cm 2 V −1 s −1 at V GS = 4 V to 6 cm 2 V −1 s −1 at V GS = 12 V.
Summary
In conclusion, we have fabricated the STO-Si FETs and a typical current-voltage characteristic is observed. We think that although the processes of notching and depositing SiO 2 by the PECVD method may considerably result in the low mobility of the present device, the present results proved that it is possible to realize the functional FETs based on perovskite oxide thin films and a conventional Si semiconductor if we replace STO by a functional perovskite oxide.
